Bias and temperature dependence of the noise in a single electron
  transistor by Henning, Torsten et al.
ar
X
iv
:c
on
d-
m
at
/9
81
01
03
v1
  [
co
nd
-m
at.
me
s-h
all
]  
8 O
ct 
19
98
Bias and temperature dependence of the noise in
a single electron transistor
Torsten Henning, B. Starmark, T. Claeson, P. Delsing
Microelectronics and Nanoscience - Applied Solid State Physics
Go¨teborgs Universitet / Chalmers Tekniska Ho¨gskola AB
SE-41296 Go¨teborg, Sweden, Fax +46 31 772-3471
1998-10-08 (cond-mat/9810103)
PACS 73.23Hk Coulomb blockade; single-electron tunneling.
PACS 73.40Rw Metal-insulator-metal structures.
Abstract
A single electron transistor based on Al-AlOx-Nb tunnel junctions was
fabricated by shadow evaporation and in situ barrier formation. Its output
current noise was measured, using a transimpedance amplifier setup, as
a function of bias voltage, gain, and temperature, in the frequency range
(1. . . 300) Hz. The spot noise at 10Hz is dominated by a gain dependent
component, indicating that the main noise contribution comes from fluc-
tuations at the input of the transistor. Deviations from ideal input charge
noise behaviour are found in the form of a bias dependence of the dif-
ferential charge equivalent noise, i. e. the derivative of current noise with
respect to gain. The temperature dependence of this effect could indicate
that heating is activating the noise sources, and that they are located
inside or in the near vicinity of the junctions.
1 Introduction
Single electron transistors with capacitive coupling ([C-]SET) [1,2] are the most
sensitive solid state electrometers available today [3]. They are limited in their
accuracy by their noise [4–6], which increases with lower frequencies [7]. The
empirical relation between the spectral density SX(f) of the output quantity
X (X being current I or voltage V depending on mode of operation, or input
charge equivalent Qg),
SX(f) = SX(f0) ·
(
f
f0
)
−α
, α ≈ 1 (1)
1
has lead to the nickname “1/f noise”. However, the deviation of α from unity
is often significant. We will therefore use the more general term “low frequency
noise”.
The low frequency noise has long since been assumed to be caused by charged
particles oscillating randomly in traps [8], thus inducing a displacement charge
on the island, and shifting the operating characteristics of the SET by fractions
of an elementary charge. No conclusion has been reached as to the exact location
of these traps, which are generally modelled as two level fluctuators. While some
research groups expect them in the immediate (a few tenths of a nanometre)
vicinity of the island, others have seen evidence that they might be at some
distance [9, 10]. In the latter case, they would have to be in the substrate,
which is usually aluminium oxide or, as in our case, oxidised silicon on a silicon
substrate.
A noise source in form of a charged particle trap inside the barrier between
the island and the source/drain leads, on the other hand, might not only cause
fluctuations of the island charge, but also of the barrier’s resistance. Resistance
fluctuations have been studied in larger junctions for a long time. Such a resis-
tance fluctuation component of the noise in single electron transistors has been
claimed to have been seen recently [11].
Previously, the noise of a system consisting of a SET, its electromagnetic
environment, and the measurement setup was often described by referring the
measured (output) noise to an input charge equivalent noise, by dividing voltage
noise by the gate capacitance or current noise by the gain. The global minimum
of this input referred noise over all bias and gate charge values at a certain
frequency (it is customary to compare SET at 10Hz) was then taken as a figure
of merit, with a record low of 7 · 10−5 eHz−1/2 observed in a multilayer device
[12].
In this paper, we present extensive measurements of the low frequency noise
of a SET as a function of gate charge (or gain), bias (transport) voltage, and
temperature, in order to investigate to what extent the noise has input noise
character.
Niobium is an interesting material for single electronics, in comparison to
aluminium prevailing to date, not only because of its higher critical temperature
and energy gap, promising increased sensitivity of superconductive devices, but
also because of the better stability against thermal cycling and ageing from
which aluminium devices suffer. Therefore, even the operation of niobium based
devices driven into the normal state, on which we will focus in this paper, is of
practical interest.
2 Experimental details
2.1 Sample fabrication
Although some progress has been made in the introduction of niobium as a
material for single electronics, some technological issues remain unsolved. So
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far, none of the available techniques can simultaneously fulfill all the three goals
of
1. high superconducting energy gap ∆, as close as possible to the bulk value
of 1.5meV;
2. as high charging energy as possible; and
3. tunnel junction resistances higher than the quantum resistance 25.8. . . kΩ,
but not too much higher than this value so as not to loose gain and,
subsequently, output signal-to-noise ratio.
The conventional Niemeyer-Dolan (angular or shadow evaporation) tech-
nique [13, 14] that we used produces small junctions, and the barrier, which
is formed in situ by oxidising the aluminium, can be tuned to reasonable re-
sistance values below 100 kΩ per junction. The price for these advantages is a
rather low value of ∆ [15]. It cannot simply be explained by the low thickness
of the electrodes, which are limited to a few tens of nanometres, since even such
thin Nb films can have a ∆ close to the bulk value if deposited under more ideal
conditions [16].
The resist mask with its suspended bridges, however, prohibits the use of
surface cleaning techniques like sputtering that have been found essential for
the fabrication of high quality films [16]. In addition, outgassing of the organic
resist components due to the intense heat of the niobium evaporation probably
leads to inclusion of contaminants in the Nb film, and the critical temperature of
niobium is very sensitive to contamination [17], especially by oxygen. A possible
way out might be inorganic or more heat resistant organic resists that can be
pre-baked at higher temperatures [18].
Other techniques have different drawbacks. The self-aligned in-line technique
(SAIL) gives a high ∆ and low junction capacitances, but rather high junction
resistances and thus low current gain [19]. A recently published modification [20]
of the established three layer process using a prefabricated barrier in a sandwich
structure gives a very good ∆, but it will have to be scaled down by about half
an order of magnitude in linear dimensions before the charging energies reach
those attainable by the Niemeyer-Dolan technique at present.
Our sample substrates of size 7 × 7mm2 were made from silicon wafers
thermally oxidised to a depth of (900 ± 100)nm. A gold pattern with contact
leads and alignment fiducials was produced by photolithography. We used a
four layer resist evaporation mask. It consisted of a bottom layer of 50 nm 950k
PMMA baked at 170◦C (to enable liftoff), a second layer of approximately
250nm of Shipley S1813 photo resist baked at 160◦C, providing support for the
following layer of 20 nm germanium deposited by evaporation, and a top layer
of 50 nm 950k PMMA. Electron beam lithograph patterning of the top layer
was done with a JEOL JBX 5D-II system using a 20 pA beam at 50 kV, the
“fifth” lens with a working distance of 14mm, and the “first” aperture with a
diameter of 60µm. The thinnest lines that were to form the SET were designed
with a width of 20 nm, a centre-to-centre distance of 240 nm and an overlap of
3
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Figure 1: Scanning electron micrograph of a single electron transistor nominally
identical to the sample under consideration, with Nb leads (bright) and an Al
island, and artistic interpretation. The excess island created by the double angle
evaporation technique forms part of a linear array of junctions not related to the
measurements described here. The gate electrode is situated outside the image
area.
the parallel lines for leads and island of 100nm. Proximity correction was done
manually, and the thinnest structures, exposed at a dose of 1.7mC/cm2, had a
final line width after processing of about 100nm (see fig. 1).
After exposure and development for 60 s in a 10:1 (by volume) mixture of
isopropanol and water under ultrasonic excitation, the pattern was transferred to
the germanium layer by reactive ion etching (RIE) in a PlasmaTherm Batchtop
VIII with carbon tetrafluoride CF4 as the process gas at a pressure of 1.3Pa,
a flow rate of 7.5µmol/s, and an RF power of 14W applied for 120 s (248 cm2
electrode area, 60mm electrode distance). The layers supporting the Ge mask
were then etched by RIE in the same machine with O2 as the process gas at a
pressure of 13Pa, a flow rate of 15µmol/s, and an RF power of 20W applied for
15min. These parameters gave an undercut profile sufficient for the subsequent
angular evaporation.
Evaporation of both Al (purity 5N) and Nb (2N8) was carried out in a UHV
system with a base pressure in the 10−7Pa range, equipped with a load lock for
the in situ oxidation of the barrier. First, the 20 nm thick Al bottom layer was
deposited, at an angle of −21◦ to the substrate normal, by thermal evaporation
from an effusion cell that delivered at a rate of only 3 nm/min. The resulting
coarse grained structure of the Al film, with grain sizes of tens of nanometres,
would have made it impossible to cover a Nb layer completely, as would be
necessary for creating the barrier in a Nb-AlOx-Nb transistor. Thus, we chose
Al as the base electrode material. It was oxidised in non-dehumidified air at
a pressure of 8.8Pa for 20 min, and after pumping down for 120min, the Nb
4
layer was deposited at an angle of +21◦ to the substrate normal. Unfortunately,
we did not carry out any pre-evaporation of Nb against the closed shutter for
this sample. Such a procedure might have improved the quality of the film [15].
The film was deposited by opening the shutter for 2 s and closing it for 8 s a
total of five times. This practice was intended to reduce damage of the mask.
Such a damage had been seen earlier, we had attributed it to overheating, but
later found it to be caused by fabricating the resist incorrectly. The interval
evaporation procedure was thus abandoned.
Two chips on a contiguous piece of substrate were processed simultaneously.
One was taken for the measurements, while the second chip was subject to
characterisation by scanning electron microscopy (SEM). Figure 1 shows the
image of a transistor on the second chip corresponding to the one on the first
chip on which the measurements described in the following were performed.
2.2 DC characterisation
The characterisation at very low temperatures as well as the noise measure-
ments described in section 3 were carried out with the sample attached to the
mixing chamber of an Oxford TLE 200 dilution refrigerator, reaching a base
temperature of (30± 5)mK. All measurement leads were filtered by 500mm of
Thermocoax cabling [21]. The amplifier electronics were battery powered, and
the data were read out with digital multimeters connected through shielded
room feedthrough filters.
2.2.1 Normal conducting state
The sample’s resistance, i. e. the combined resistance of both junctions RT =
R1 + R2, was measured between room temperature and 4.2K one week after
fabrication. It rose from (125 ± 5)kΩ at room temperature to (165 ± 8)kΩ at
4.2K and high bias. The differential resistance around zero bias increased to
about 215 kΩ due to the Coulomb blockade.
We did not find any significant change of RT between this first characteri-
sation and the subsequent characterisation and noise measurements at very low
temperature, that were started one and three months after fabrication, respec-
tively (all data presented here stem from the second set of measurements).
Figure 2 shows the current-voltage characteristics (IVC) of the sample at
the dilution refrigerator’s base temperature, when it was driven into the normal
state by an external magnetic field of 5T. The absence of a Coulomb staircase
in the blockade indicates that the two junctions were fairly similar. Also, the
spread in RT values was less than 20% among four nominally identical double
junctions on the same chip.
The island capacitance CΣ, i. e. the sum of the two junction capacitances C1,2
and the capacitance to ground and gate C0 (which is negligible), was determined
by an offset voltage analysis [22] at base temperature. From an extrapolated zero
bias offset voltage Voff,0 = (325± 15)µV, we found CΣ = (0.49± 0.02) fF.
5
64
2
0
I  
/ n
A
210
V  / mV
A B C
D E
F
G
H
J
K
bi
ap
o4
17
.p
xp
 1
99
8-
06
-2
2
Figure 2: I-V characteristics of the single electron transistor at base temperature
in the normal conducting state, with maximum and minimum blockade. The
letters indicate the voltage bias points for the noise measurements.
The gate capacitance Cg was determined from the periodicity of the current-
gate voltage characteristics, taken during the noise measurements, Vp = e/Cg =
(0.512± 0.008)V, giving Cg = (0.313± 0.003) aF.
2.2.2 Superconducting case
We found a separation in voltage between the origin and the conductance peak at
minimum Coulomb blockade in the differentiated current-voltage characteristics
of (850±20)µV. Using ∆Al = (190±10)µeV, this means ∆Nb = (235±15)µeV,
or a gap in the niobium leads (only) 25% higher than that of the aluminium
island, corresponding to a critical temperature below 2K. We believe that the
niobium gap should be at least twice that of aluminium with our technique
under optimised deposition conditions.
2.3 Noise measurement setup
We used a transimpedance amplifier, described in detail earlier [23], for the
measurements of the low frequency noise. It is sketched in fig. 3. The sample
was voltage biased symmetrically with respect to ground via two operational
amplifiers with feedback resistors RB/2 = 10MΩ. The current signal was read
out by a HP 35565 dynamic signal analyser that performed a real time Fast
Fourier Transform of the signal. To increase resolution, the frequency range
was divided into subranges; 25 spectra were taken and averaged in a subrange
ending at 100Hz, and 100 spectra in the next subrange evaluated up to 300Hz.
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Figure 3: Transimpedance amplifier setup for current noise spectrum measure-
ments. The sample is voltage biased symmetrically with respect to ground, and
the amplified current signal is read out by a spectrum analyser.
Each measurement, for one combination of bias voltage and gate charge, took
approximately five minutes.
At each bias point, 21 different gate voltages were applied, covering a range
of about one and a half elementary charges induced on the gate. The bias points
are shown superimposed on the current-voltage characteristics in fig. 2.
3 Results
3.1 Noise spectral density
Over the frequency range between 1Hz and 300Hz, where we made our mea-
surements, the amplifier noise
in,ampl =
√
2kB
TB
RB
+
e2n(f)
2r20
(2)
(where en is the input equivalent noise of the amplifier and r0 = dV/dI the
output impedance of the SET) was almost entirely due to the thermal noise of
the feedback resistors RB, situated at room temperature TB, so that we assumed
in,ampl = (28± 2) fA/
√
Hz over the whole range.
The transistor’s gain dI/dQg was calculated from the gate capacitance Cg =
Qg/Vg and the transconductance dI/dVg, which in turn was calculated by nu-
merically differentiating the current and gate voltage data taken simultaneously
with the noise spectra. The sparseness in gate voltage points caused the uncer-
tainty in our gain determination.
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Figure 4: Charge equivalent noise spectra, at the bias and gate voltage points
giving maximum gain, for the normal conducting (N, cf. fig. 2, point F) and
superconducting (S) states, respectively. The dashed line indicates the frequency
dependence in ∝ f−0.8.
Attempts to measure the gain directly by superimposing a small ac compo-
nent on the gate voltage and reading the corresponding ac component of the
current with a lock-in technique were unsuccessful. Harmonics, subharmonics
and beat frequencies, induced by crosstalk between input and output leads,
blurred the noise spectrum if the ac amplitude was chosen sufficiently high to
deliver a usable output signal, given our low gate capacitance.
Figure 4 shows the noise spectra at the bias and gate voltage values with
highest gain for both the normal and the superconducting states. Both spec-
tra have been referred to the input by dividing with the respective gains, ap-
proximately 1.7 nA/e in the normal and 3.4 nA/e in the superconducting case:
qn = in/(dI/dQg). We see that the frequency dependence of the noise is the
same in both the superconducting and the normal states, with an exponent of
−0.8 in the charge noise (corresponding to α = 1.6 in the power spectrum,
eq. (1)). This behaviour, indicated by the dashed line in fig. 4, has also been
found in all-aluminium SET on thermally oxidised silicon substrates [24].
The input charge equivalent noise in the superconducting state is almost
equal to that in the normal state, which indicates the input character of the
noise in this frequency range [24]. At the upper end of the frequency range,
we see the crossover from input dominated to output dominated noise. Above
300Hz, the input referred noise in the superconducting state falls significantly
below that in the normal state, since the same output current noise in both
states is divided by the higher gain in the superconducting state.
In the following, we will concentrate on the spot noise at the frequency
10Hz, evaluated by a linear fit procedure in the bilogarithmic noise-frequency
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Figure 5: Change of the net current noise at 10Hz (top panel; amplifier noise
and shot noise have been subtracted) and of the gain (bottom panel) with the
charge induced on the gate of the SET. Bias points are labelled as in fig. 2. Base
temperature, normal state.
diagram. We will consider the net current noise, that is the measured current
noise from which the (flat) amplifier noise and the shot noise contribution have
been subtracted. Since the shot noise is only significant for the highest bias
points well above the blockade (contributing with 40 fA/
√
Hz at point K), we
can neglect the suppression of the shot noise below and near the blockade and
use the Poisson limit in,Poi =
√
2eI [3].
3.2 Gain dependence of the current noise
It is immediately evident from fig. 5, showing net current noise and gain, respec-
tively, plotted against gate charge for three bias points, that the noise follows
the gain, or in other words, that the noise output can in first approximation be
described as charge noise acting at the input of the SET [24]. For a more quan-
titative analysis, we plotted net current noise against gain for all bias points.
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Figure 6: Dependence of the net current noise at 10Hz on the gain. The thick
line shows is a linear least squares fit to the data points, whose residuals are
shown in the inset. The error margin on the gain is relatively large due to the
small number of gate voltage points per bias point. Base temperature, normal
state, bias point F.
An example for one bias point is shown in fig. 6.
The relation was always well described by a linear dependence, shown as
a straight line in fig. 6. We will refer to the slope of the fit curve qfitn =
〈din/d(dI/dQg)〉, which has the dimension of a charge noise, as differential
charge equivalent noise.
Any deviation from pure input noise behaviour should manifest itself in a
systematic deviation from the linear relation. As we see from the inset in fig. 6,
the fit residuals are spread fairly randomly, so within our measurement accuracy,
we cannot identify another noise component with gain dependence, like the
correlation between resistance noise and charge noise. For this correlation noise,
the square of the current noise, SI = i
2
n, should depend linearly on the gain [24].
The second order input charge noise contribution can generally be described
[24] by the coefficient α in the expansion
SIQ(f) ≈
((
∂I
∂Qg
)2
+
α
4
(
e
∂2I
∂Q2g
)2)
SQg(f), (3)
where SIQ(f) is the output noise generated by the input charge noise SQg (f),
and α can be evaluated as
α(f) =
1
e2SQg(f)
∫ +∞
−∞
SQg (f
′)SQg (f − f ′) df ′. (4)
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Figure 7: Gain dependence of the net current noise (amplifier noise and shot
noise have been subtracted) at 10Hz (base temperature, normal state). With
increasing bias (D. . .H, cf. fig 2), the ratio between noise and gain increases,
from 0.36×10−3 e/√Hz at bias point D to 1.42×10−3 e/√Hz at point H. These
slopes have been determined by a least square fit to the data as illustrated in
fig. 6, error bars and residuals have been omitted to reduce clutter.
We found that α ≈ 10−4, practically independent of frequency. Second order
contributions from this term can thus be neglected within our measurement
accuracy.
3.3 Deviations from ideal charge noise behaviour
We will now inspect closer the gain dependent noise component to see if it
behaves as we would expect for a pure input charge noise.
3.3.1 Bias dependence
In fig. 7, the linear fit of current noise versus gain relation from fig. 6 is shown
for the five bias points around the global gain maximum. Comparing with the
nomenclature of fig. 2, it is obvious that the slope of the fit curves, the differential
charge equivalent noise, increases with the bias voltage.
In the simple model of low frequency noise in SET [24], we would expect such
a dependence only as a second order effect, via a bias dependence of the input
charge noise itself. The observed bias dependence indicates that the noise sources
must be located quite close to the current path, since it seems implausible that
distant defects should be affected by the small transport voltages or currents.
The immediate practical implication of the bias dependence of the output noise
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Figure 8: Differential charge equivalent noise (proportionality constant relating
gain increase to current noise increase), as a function of bias voltage and at
different temperatures. The values were determined as the slopes of the linear
fit curves in the noise current versus gain diagrams (cf. fig. 6). The error margins
were estimated from the average amplitude of the fit residuals.
is that for low noise operation, a SET should be operated in the low bias region,
where of course a tradeoff against signal amplitude will have to be made.
3.3.2 Temperature dependence
A possible mechanism, via which the bias could influence the noise sources, is
heating of the barriers, the island, and the leads and surfaces in their vicinity,
by the dissipation near the junctions. This was suggested as an explanation of
the observed weak current dependence (∝ I1/4) of the low frequency noise [25].
Measurements of the temperature dependent behaviour of a single two level fluc-
tuator [26] corroborate this explanation, if one agrees with the common assump-
tion that the low frequency noise is the effect of a large number of uncorrelated
such two level fluctuators.
The measurements at base temperature, described above, were repeated at
temperatures of 350mK and 670mK to test the heating hypothesis. Simple
model calculations let us expect a self-heating of the SET to about half a Kelvin
at the upper end of our bias range. Figure 8 shows the differential charge equiv-
alent noise, calculated by the procedure demonstrated in figs. 6 and 7, plotted
against bias voltage for the three temperatures. The error margin has been
estimated from the average amplitude of the fit residual.
For base temperature, we see the clear increase of the differential charge
equivalent noise with bias voltage that we found earlier. With increasing tem-
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Figure 9: Zero gain noise at 10Hz (normal conducting state) as a function of
bias voltage, for the same temperatures as in fig. 8. The values were calculated
from the vertical axis intersection in the fit procedure illustrated in fig. 6, the
errors have been estimated from the ratio between the average amplitude of the
fit residuals and the gain range.
perature, the zero bias value becomes significantly different from zero, and at
a temperature of the order of half a Kelvin, the bias voltage dependence has
vanished.
At the highest bias points (J and K), the differential charge equivalent noise
was masked completely by zero gain noise and could not be determined.
This temperature dependence partly lifts the above stated possibility of min-
imising the noise by operating the SET at low bias. At higher temperatures, the
input noise becomes independent of the bias, and therefore one can only min-
imise the noise in the SET by maximising the gain.
3.3.3 Zero gain noise
Another deviation from the ideal input charge noise behaviour is the gain inde-
pendent component that we call “zero gain noise” or “excess noise” [24]. It can
simply be determined as the offset along the noise axis in the fit procedure used
for calculating the differential charge equivalent noise.
Figure 9 shows the zero gain noise as a function of bias. The dependence is
essentially the same as that of the excess noise calculated earlier as an integral in
the frequency band between 50 and 100Hz [24]. In any case, the zero gain noise
has a peak around the bias point where the current modulation is maximal,
and is practically independent of temperature. At the present time, we have no
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conclusive interpretation of the cause of this excess noise.
4 Conclusions
In studying the low frequency noise of a single electron transistor, we found
that the output current noise is dominated by a component proportional to
the gain of the transistor, which can be described as input charge noise. We
found that the noise level of the transistor, expressed as the coefficient relating
output noise to gain, increases with the bias voltage. At low temperature, low
bias conditions are preferrable for low noise operation of the SET. The bias
dependence of the noise could indicate that the current through the SET is
activating the background charges. This could be in turn be interpreted as a
heating effect, corroborating the general belief that the charge noise sources
are situated inside or in the near vicinity of the tunnel junctions. At higher
temperature, the bias dependence of the noise disappears, and the transistor
should be operated at maximum gain for optimal noise properties.
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